SoC Development
Software IP
8051 Support
Instruction Set Simulator
The R8051XC2_ISS is an instruction set simulator that implements functionality of R8051XC2 core.
High speed (due to pure C++ implementation) and high flexibility (thanks to SystemC TLM 2.0 wrappers) make it suitable either as a base for R8051XC2-compatible simulator / software debugger (eg. in 3rd party IDE software), or in SystemC environment as a high speed replacement for RTL core, mainly in embedded software design and verification process.
Highlights
|
Benefits
|
|||
|
R8051XC2_ISS can be configured the way the original R8051XC2 core is; all peripherals can be affected by the configuration (in most cases existence). Configuration is applied dynamically, by providing descriptor structure to R8051XC2_ISS constructor, so no source recompilation is needed. |
|
Deliverables
|
Delivery Options
|
R8051XC2 - the world’s fastest and most configurable 8051 microcontroller. It runs 12.1 times faster than the original Intel™ 80C51 and is available in 7 predefined configurations.
| 2 Przybyly Street, 43-300 Bielsko-Biala, Poland | +48 33 499 59 15 |
info@evatronix.com |
Copyright 2012 Evatronix SA |
