IP Cores
8051 Platform
32-bit 8051
The R80251XC is a fast, configurable, single-chip internally 32-bit microcontroller IP core compatible to the MCS® 251 and MCS® 51 instruction set.
This highly efficient design runs an average of 3.18 times faster than the 80C251 at the same clock frequency. The Dhrystone benchmark score varies from 0.098 to 0.39 DMIPS/MHz, depending on working mode, which translates to speed improvement of 41.8 times over the standard 80C51 and of 3.8 times over the 80C251 at the same frequency.
A rich set of optional features and peripherals enables designers to closely match the core with their specific application and hardware requirements (FPGA, ASIC, or structured ASIC). These options include interrupts, interfaces for serial communication (UART, I2C and SPI), timers, I/O ports, power management unit, watchdog timer and real-time clock. Integrated on-chip debugging using the native OCDS and the EASE-8051 debugging system is also available.
Highlights
|
Benefits
|
|
|
|
The core can be delivered as either pre-configured version (I or T) or fully configurable source code.
|
Deliverables
|
Delivery Options
|
|||
EASE-8051 – KEIL™-compatible application debugging environment
SPI - a serial bus controller that enables full-duplex, synchronous, serial communication between the 8051-compatible microcontroller and peripheral devices.
I²C – a serial interface that meets the Philips® I²C-bus specification and supports all transfer modes from and to the I²C-bus.
| 2 Przybyly Street, 43-300 Bielsko-Biala, Poland | +48 33 499 59 15 |
info@evatronix.com |
Copyright 2012 Evatronix SA |
