Home About Newsroom

Evatronix Adds IP-XACT Assured XML Meta-data to USB Cores Range

Evatronix announces membership in the SPIRIT Consortium

Gliwice & Bielsko-Biala, Poland, July 27th, 2006 – Evatronix S.A., the silicon Intellectual Property (IP) provider, has announced that it now delivers IP-XACT™ assured XML meta-data for its range of USBHS-OTG-MPD IP cores.

The XML-based format, as defined by the IP-XACT specification (v1.2) from The SPIRIT Consortium, is used for automated integration techniques, and contains a detailed description of the IP interface and memory map allowing users to manage internal and external IP libraries in a consistent way. By adhering to the SPIRIT Consortium meta-data formats and semantics, this allows Evatronix to create a full IP-XACT-enabled environment through automatic integration of its IP cores into multiple IP-XACT assured tools which provide the capability to rapidly create a whole platform by automating several tedious tasks, usually realized manually or by limited scripts.

“Increasingly our customers are designing at the most complex level and require IP cores that support the IP-XACT specifications,” said Wojciech Sakowski, Evatronix president and chief strategy officer. “By joining The SPIRIT Consortium, we will have advanced access to new specifications of these standards for future R&D development. This way we can offer improved support for our customers by providing them with the IP-XACT compatible XML meta-data, along with the RTL source code and other deliverables at the earliest opportunity. This will speed-up and simplify the integration of our cores into the customers’ SoCs.”

“The SPIRIT Consortium is pleased add new IP producer to its membership roster,” said Ralph von Vignau, chairman of the SPIRIT Consortium. ”We look forward to engaging with Evatronix on the evolving IP-XACT specifications, and receiving valuable proof-of-concept feedback based on deployment of IP-XACT within Evatronix IP projects.”

Support for IP-XACT specifications across other Evatronix cores will be announced later this year. Evatronix is currently developing a SystemC transactional model of the USBHS-OTG-MPD IP core. The next release of IP-XACT with ESL Extensions due in Q4 2006 will target TLM and mixed-level designs to enable the real re-use of IP components at multiple levels of abstraction. Evatronix intends to adopt these new standards and create the XML meta-data description for the TLM IP.

About the USBHS-OTG- MPD IP core
The Evatronix USBHS-OTG-MPD is the third OTG core in the company’s portfolio, and incorporates many advanced features such as latency buffers and protocol aware DMA. The organization of the buffers, using system memory as endpoint storage location, significantly reduces the size of expensive on-chip memory and allows users to optimize memory resources management according to the needs of the system. The endpoint data is transmitted to/from system memory on USB core demand by built-in protocol aware DMA. The USBHS-OTG-MPD has been certified at the USB-IF Compliance Workshop earlier this year. The core proved its compatibility with OTG transceivers from various vendors.
About the SPIRIT Consortium
The SPIRIT Consortium is a global organization focused on establishing multi-faceted IP/tool integration standards that drive sustainable growth in electronic design. It is comprised of companies dedicated to the adoption of a unified set of specifications for configuring, integrating, and verifying IP in advanced SoC design tool sets. The Consortium is comprised of the leading EDA, IP, system integration and semiconductor companies. For more information on The SPIRIT Consortium please visit www.spiritconsortium.org

text1129

Evatronix and LeCroy Announce Partnership for SuperSpeed USB 3.0 Development Solutions

text1115

Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble

text1108

Evatronix Ultra-High Resolution Display Controller IP Core Ready for 4K Digital Cinema Applications

text1018

Evatronix to Give a Keynote about IP Verification at the SSIP Seminar in Shanghai

text1011

Evatronix Receives USB-IF Certification for Its SuperSpeed USB 3.0 Device IP Core

text0930

Evatronix Enhances the JPEG2000 Video Encoder IP Core with HD Video Support and Increases Its Online Demo Bandwidth

text0817

Evatronix Appoints Country Manager in Mainland China to Enhance Worldwide Customer Support

text0809

Evatronix to Exhibit at the EDA Tech Forum Events to Strengthen its Position in Key Asian Markets

text0608

Evatronix Facilitates Its JPEG2000 Encoder Evaluation with the Online Demo Application

text0524

Evatronix Introduces an Ultra-fast Intel 80C251 Compatible Microcontroller IP Core

text0416

Evatronix to Present on IP Verification During the ChipEx 2010 Conference in Israel on May 4th

text0315

Evatronix Optimizes its I2S Audio Interface Controller by Adding TDM Support and Single Channel Operation

text0201

Evatronix and CMP Collaborate to Provide Universities and Research Laboratories with Advanced IPs

text0126

Evatronix Announces a Software Driver that Supports its ONFi 2.2 compatible NAND Flash Memory Controller

text0118

Evatronix USB 2.0 Controller Secures USB Certification for Richnex High Speed USB Transceivers

text0112

Evatronix IP Cores Now Available in the LFoundry Process Design Kit (PDK)

Latest Tech Articles