Home About Newsroom

Evatronix to host technical seminars at the company stand during Electronica 2006

Industry experts share their ideas about system-on-chip engineering with Electronica visitors.

Bielsko-Biala/Poland, 6th November 2006 - - Evatronix S.A., the silicon Intellectual Property (IP) provider announced today that free seminars about system-on-chip design, related standards and low cost IC prototyping technologies will be hosted daily from November 14th through 17th , during Electronica 2006 trade show in Munich, at Evatronix stand (Hall: A5, Stand: 331).

Speakers and presentations:
Mr. Oliver Bringmann, representing the European SystemC Users Group, will deliver two presentations. The first one will introduce into the basic concepts of the SystemC language to the audience, with a special emphasis on the transaction-level modeling (TLM), while the other one will show a systematic design process for SoCs and distributed embedded systems starting with a high level SystemC specification.

Mr. Mark Burton will represent The Open Core Protocol International Partnership, with a speech “The OCP IP-core interface Standard: Supporting ESL”, in which he will talk about the OCP-IP vision, infrastructure and working groups and will use the Texas Instruments OMAP platform as an illustration of OCP-IP standard applications .

Mr. Carl Das from EUROPRACTICE IC Service, in his presentation “Affordable access to ASICs (IP, prototyping and volume)", will challenge the widespread opinion that ASICs cannot be economically justified for small to medium volume projects.

Mr. Adam Morawiec, director of the European Electronic Chips & Systems design Initiative (ECSI), will focus on ECSI activities aimed at organizing research projects under EU 7th Framework Program to address unsolved electronic design problems and will report on research on SoC design methodologies carried out by the SPRINT (6FP project) consortium.

“We are proud to host at our stand the representatives of organizations that contribute to system-on-chip design related standards as well as those who facilitate access of SMEs to SoC prototyping & low volume production and to research projects funded by the EU. We invite all Electronica 2006 visitors interested in the presented subjects to take part
in the seminars and to share their SoC development experiences with other participants in informal discussions. It will set up the stage for cooperation that may make SoC design more manageable.” - said Wojciech Sakowski, Evatronix president & chief strategy officer.

The seminar program will be complemented with Evatronix technical presentations highlighting the company new products. Attendees of any seminar will get a complete information package with all presentations included on a CD. Additionally, all seminar guests will take part in a daily prize drawing. For a detailed schedule of seminars and more information about Evatronix presence at Electronica 2006, please visit www.evatronix.pl. Registration will take place on-site, but in case you want to pre-register for a particular seminar, please contact This e-mail address is being protected from spambots. You need JavaScript enabled to view it This e-mail address is being protected from spambots. You need JavaScript enabled to view it

text1129

Evatronix and LeCroy Announce Partnership for SuperSpeed USB 3.0 Development Solutions

text1115

Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble

text1108

Evatronix Ultra-High Resolution Display Controller IP Core Ready for 4K Digital Cinema Applications

text1018

Evatronix to Give a Keynote about IP Verification at the SSIP Seminar in Shanghai

text1011

Evatronix Receives USB-IF Certification for Its SuperSpeed USB 3.0 Device IP Core

text0930

Evatronix Enhances the JPEG2000 Video Encoder IP Core with HD Video Support and Increases Its Online Demo Bandwidth

text0817

Evatronix Appoints Country Manager in Mainland China to Enhance Worldwide Customer Support

text0809

Evatronix to Exhibit at the EDA Tech Forum Events to Strengthen its Position in Key Asian Markets

text0608

Evatronix Facilitates Its JPEG2000 Encoder Evaluation with the Online Demo Application

text0524

Evatronix Introduces an Ultra-fast Intel 80C251 Compatible Microcontroller IP Core

text0416

Evatronix to Present on IP Verification During the ChipEx 2010 Conference in Israel on May 4th

text0315

Evatronix Optimizes its I2S Audio Interface Controller by Adding TDM Support and Single Channel Operation

text0201

Evatronix and CMP Collaborate to Provide Universities and Research Laboratories with Advanced IPs

text0126

Evatronix Announces a Software Driver that Supports its ONFi 2.2 compatible NAND Flash Memory Controller

text0118

Evatronix USB 2.0 Controller Secures USB Certification for Richnex High Speed USB Transceivers

text0112

Evatronix IP Cores Now Available in the LFoundry Process Design Kit (PDK)

Latest Tech Articles