Home About Newsroom

Evatronix Releases JPEG 2000 Image Compression Encoder Optimized for FPGA Designs. 


Bielsko-Biala/Poland, July 27th, 2009 - The silicon Intellectual Property (IP) provider, Evatronix SA, announced today the availability of the JPEG 2000 EncoderIP core. The encoder has been optimized for FPGA designs and takes a minimum number of slices while providing full compatibility with ISO/IEC 15444-1 standard that defines the JPEG 2000 format. 
The Evatronix JPEG 2000 Encoder IP core goes beyond the resolution limit for processed images (usually 4096 x 4096 pixels) and allows pictures of virtually any resolution to be compressed. It is one of the very first JPEG 2000 encoders to allow processing of Ultra HD images (7680 x 4320 pixels). 
Other benefits include configurability of image’s tile size, which can be adjusted to user’s needs and thus significantly increase compression efficiency. As the tile parts are interlaced in the codestream, the available progression applies to the whole image. Also, for even more control over the quality of a final result, compression level can be set through configuration of a bunch of parameters. 
Full hardware implementation of TIER-1 and TIER-2 EBCOT encoder allows setting up to 32 different arithmetic entropy coding styles, which give user the ability to precisely set size and quality of output bitstream while eliminating the need to employ any external CPU. 
Implementation of optimal estimation for transaction rates and up to 7 DWT decomposition levels further increase the core’s ability for customization towards a specific application. 
The Evatronix JPEG 2000 Encoder implements three clock cycles per sample and is guaranteed to achieve a minimum of 35 megasamples per second in vast majority of Xilinx Virtex 5 FPGAs when running at a standard rate of 100 MHz. This result, however, applies to slower lossless compression process. 
“With such a rapid evolution of available image resolution, the need for highly efficient image compression is bigger than ever before,“ said Adam Bitniok, the JPEG2000 Encoder Developer at Evatronix.“With Evatronix solution eliminating so many constraints for the JPEG 2000 encoders, we are broadening the scope of applications our customers might use this IP in.“ 
Availability and optimization options 
The JPEG 2000 Encoder IP core is available now for implementation in any FPGA technology, however, RTL source code for ASIC implementations can also be licensed. The core offers a variety of configurable options, and the basic version is priced at $47,000 for a single use FPGA license. 
About JPEG 2000
JPEG 2000, introduced as a successor of a very popular JPEG format, is superior to his predecessor in a number of features. The flexibility and scalability of codestream, which allows its ordering in variety of ways, significantly increases application performance. The format is exceptionally efficient in lossy compression of images. Ability to produce progressive bitstreams and random access to the block level make JPEG 2000 a perfect solution for such applications as digital libraries or prepress tools.

text1129

Evatronix and LeCroy Announce Partnership for SuperSpeed USB 3.0 Development Solutions

text1115

Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble

text1108

Evatronix Ultra-High Resolution Display Controller IP Core Ready for 4K Digital Cinema Applications

text1018

Evatronix to Give a Keynote about IP Verification at the SSIP Seminar in Shanghai

text1011

Evatronix Receives USB-IF Certification for Its SuperSpeed USB 3.0 Device IP Core

text0930

Evatronix Enhances the JPEG2000 Video Encoder IP Core with HD Video Support and Increases Its Online Demo Bandwidth

text0817

Evatronix Appoints Country Manager in Mainland China to Enhance Worldwide Customer Support

text0809

Evatronix to Exhibit at the EDA Tech Forum Events to Strengthen its Position in Key Asian Markets

text0608

Evatronix Facilitates Its JPEG2000 Encoder Evaluation with the Online Demo Application

text0524

Evatronix Introduces an Ultra-fast Intel 80C251 Compatible Microcontroller IP Core

text0416

Evatronix to Present on IP Verification During the ChipEx 2010 Conference in Israel on May 4th

text0315

Evatronix Optimizes its I2S Audio Interface Controller by Adding TDM Support and Single Channel Operation

text0201

Evatronix and CMP Collaborate to Provide Universities and Research Laboratories with Advanced IPs

text0126

Evatronix Announces a Software Driver that Supports its ONFi 2.2 compatible NAND Flash Memory Controller

text0118

Evatronix USB 2.0 Controller Secures USB Certification for Richnex High Speed USB Transceivers

text0112

Evatronix IP Cores Now Available in the LFoundry Process Design Kit (PDK)

Latest Tech Articles