Home About Newsroom

Evatronix Facilitates Its JPEG 2000 Encoder Evaluation with the Online Demo Application 

Live, custom image encoding through a set of configurable parameters that reflect the Evatronix JPEG 2000 Encoder capabilities.

Bielsko-Biala/Poland, June 8th, 2010 - The silicon intellectual property (IP) provider, Evatronix SA, announced today the introduction of an online application that demonstrates the capabilities of the company’s JPEG 2000 Encoder IP core. This free demo system is easily accessable through the Evatronix website.

The application was designed to enable users to configure it exactly as they are able to do it with the JPEG 2000 IP core. Many configurable parameters can be set for the best reflection of the desired IP configuration. Also, they can be changed in an instant for comparison purposes.

The demo can handle a wide variety of image storage formats for, both lossless and lossy. The user can upload up to 10 images at the same time and encode them all on the fly. All encoded images are downloadable for further processing.

This demo system is based on an OS agnostic Java engine and does not store any data on the user’s PC. The user just runs a Java application in the browser which links to the Evatronix web server. This server connects to a physical evaluation board featuring a Xilinx FPGA and a dedicated RAM for storing the processed image. The FPGA contains the JPEG2000 encoder along with all required peripherals.

"There is no better way to find out how an image encoder fits the application than to try it with real data,” said Marcin Rodzik, JPEG 2000 Encoder developer at Evatronix. “ The availability of the demo, its extensive configurability and ease of use will definitely attract all SoC designers that implement JPEG 2000 encoder IP cores in their application.”

About Evatronix JPEG 2000 Encoder

The JPEG2000 encoder is a full hardware implementation of a JPEG 2000 compression codec, based on the ISO/IEC 15444-1 standard. The encoder enables flexible configuration of compression parameters for a fully customized image compression level. The full hardware implementation of a TIER-1 and TIER-2 EBCOT encoder allows to define up to 32 different arithmetic entropy coding styles, which allows the user to precisely set size and quality of the output bitstream.

text1129

Evatronix and LeCroy Announce Partnership for SuperSpeed USB 3.0 Development Solutions

text1115

Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble

text1108

Evatronix Ultra-High Resolution Display Controller IP Core Ready for 4K Digital Cinema Applications

text1018

Evatronix to Give a Keynote about IP Verification at the SSIP Seminar in Shanghai

text1011

Evatronix Receives USB-IF Certification for Its SuperSpeed USB 3.0 Device IP Core

text0930

Evatronix Enhances the JPEG2000 Video Encoder IP Core with HD Video Support and Increases Its Online Demo Bandwidth

text0817

Evatronix Appoints Country Manager in Mainland China to Enhance Worldwide Customer Support

text0809

Evatronix to Exhibit at the EDA Tech Forum Events to Strengthen its Position in Key Asian Markets

text0608

Evatronix Facilitates Its JPEG2000 Encoder Evaluation with the Online Demo Application

text0524

Evatronix Introduces an Ultra-fast Intel 80C251 Compatible Microcontroller IP Core

text0416

Evatronix to Present on IP Verification During the ChipEx 2010 Conference in Israel on May 4th

text0315

Evatronix Optimizes its I2S Audio Interface Controller by Adding TDM Support and Single Channel Operation

text0201

Evatronix and CMP Collaborate to Provide Universities and Research Laboratories with Advanced IPs

text0126

Evatronix Announces a Software Driver that Supports its ONFi 2.2 compatible NAND Flash Memory Controller

text0118

Evatronix USB 2.0 Controller Secures USB Certification for Richnex High Speed USB Transceivers

text0112

Evatronix IP Cores Now Available in the LFoundry Process Design Kit (PDK)

Latest Tech Articles