Home About Newsroom

Ensilica and Evatronix Collaborate on USB Connectivity for eSi-RISC Processors

Collaboration delivers fully featured eSi-RISC processor sub-systems with USB 1.1, 2.0 and 3.0 connectivity.

Bielsko-Biala/Poland, May 31st, 2011 - EnSilica, a leading independent provider of front-end IC design services and system solutions, has announced a collaboration with silicon Intellectual Property (IP) provider, Evatronix SA, to offer fully featured eSi-RISC processor SoC solutions incorporating USB 1.1, 2.0 and 3.0 connectivity. The collaboration with Evatronix adds an important building block to EnSilica’s strategy of providing customers with eSi-RISC processor sub-systems complete with integrated peripherals. The collaboration also broadens the Evatronix USB IP sub-system portfolio with RISC processor combinations.

“USB is a key connectivity choice for our customers and teaming-up with Evatronix allows us to give them best-in-class, cost-effective solutions,” said Ian Lankshear, Managing Director of EnSilica. “The Evatronix USB IP solutions, coupled with our eSi-Connect peripherals, offer our customers complete, ready-to-go eSi-RISC processor sub-systems that take the pain out of integrating hardware and software IP from different sources.”

EnSilica has integrated the Evatronix USB 1.1, 2.0 and 3.0 IP solutions, including support for USB OTG, into its eSi-SoC Generator tool, which automatically produces processor sub-system RTL including bus arbitration enabling USB SoC-based solutions to be rapidly generated for customers by EnSilica’s development team. Depending on customers’ system level requirements, support is provided for Low Speed, Full Speed, High Speed and SuperSpeed devices. The new SuperSpeed standard supports data rates up to 5Gb/s.

In addition to the Evatronix USB IP, a rich set of eSi-Connect peripherals are available for integration with EnSilica’s eSi-RISC processors. They include cache and static memory interfaces through to peripherals such as I2C, UART, SPI, a Smartcard (ISO7816-3) interface, Ethernet, RTC, system timers, DMA and encryption accelerators.

“The partnership with EnSilica for high-end USB sub-systems secures our success especially in the performance-hungry USB 3.0 market,” said Carsten Elgert, VP Marketing and Sales at Evatronix. “Our customers get two top-end IP cores that work seamlessly together, and, most importantly, also save precious time on integration and testing, which is the key differentiating factor for developing profitable products in emerging markets.”

The eSi-SoC Generator supports either single or multi-processor architectures with a mixture of AMBA APB, AHB or AXI based buses. The SoC architecture and eSi-RISC processor configuration is described by an XML format file. Each eSi-RISC processor can be configured separately within the XML file with over 50 configuration options available for each processor. These include the base 16-bit or 32-bit data word support, memory architecture, addressing modes and extension instructions such as load multiple, bit field extraction, single cycle multiply and multi-cycle divide. This allows each processor to be optimized for the end application reducing silicon resources and minimizing the overall system power.

About Ensilica

EnSilica is an established company with many years experience providing high quality IC design services to customers undertaking FPGA and ASIC designs. EnSilica has an impressive record of success working across many market segments with particular expertise in multimedia and communications applications. Customers range from start-ups to blue-chip companies. EnSilica can provide the full range of front-end IC design services, from System Level Design, RTL coding and Verification through to either a FPGA device or the physical design interface (synthesis, STA, DFT) for ASIC designs. EnSilica also offers a portfolio of IP, including a highly configurable 16/32 bit embedded processor called eSi-RISC, the eSi-Comms range of communications IP and eSi-Crypto encryption IP. For further information about EnSilica, visit www.ensilica.com. eSi-RISC product information and downloads can be found atwww.esi-risc.com.

text1129

Evatronix and LeCroy Announce Partnership for SuperSpeed USB 3.0 Development Solutions

text1115

Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble

text1108

Evatronix Ultra-High Resolution Display Controller IP Core Ready for 4K Digital Cinema Applications

text1018

Evatronix to Give a Keynote about IP Verification at the SSIP Seminar in Shanghai

text1011

Evatronix Receives USB-IF Certification for Its SuperSpeed USB 3.0 Device IP Core

text0930

Evatronix Enhances the JPEG2000 Video Encoder IP Core with HD Video Support and Increases Its Online Demo Bandwidth

text0817

Evatronix Appoints Country Manager in Mainland China to Enhance Worldwide Customer Support

text0809

Evatronix to Exhibit at the EDA Tech Forum Events to Strengthen its Position in Key Asian Markets

text0608

Evatronix Facilitates Its JPEG2000 Encoder Evaluation with the Online Demo Application

text0524

Evatronix Introduces an Ultra-fast Intel 80C251 Compatible Microcontroller IP Core

text0416

Evatronix to Present on IP Verification During the ChipEx 2010 Conference in Israel on May 4th

text0315

Evatronix Optimizes its I2S Audio Interface Controller by Adding TDM Support and Single Channel Operation

text0201

Evatronix and CMP Collaborate to Provide Universities and Research Laboratories with Advanced IPs

text0126

Evatronix Announces a Software Driver that Supports its ONFi 2.2 compatible NAND Flash Memory Controller

text0118

Evatronix USB 2.0 Controller Secures USB Certification for Richnex High Speed USB Transceivers

text0112

Evatronix IP Cores Now Available in the LFoundry Process Design Kit (PDK)

Latest Tech Articles